The netlist generated via the schematic seize will be the input with the layout design of the printed circuit board. The PCB substrate product and stack-up are resolved With this stage. The layout design with part placement and routing is finished as per the DFM (Design for manufacturability) rules. Observe https://brooksswvwu.dm-blog.com/28103221/everything-about-custom-electronic-products-design